Welcome to %s forums

BrainModular Users Forum

Login Register

order os inputs/outputs

I need help on a Patch
Post Reply
drakh
Member
Posts: 198
Location: Bratislava, SK
Contact:

Unread post by drakh » 25 Feb 2015, 15:20

hello, is there some posibility to tell how should be the input/outputs of subpatch ordered in module ?

ceasless
Member
Posts: 330
Contact:

Unread post by ceasless » 25 Feb 2015, 17:56

hey drakh,

they (very) roughly follow the position order, so you can position one input above another input inside the sub-patch and (sometimes) it will change the order.

i think it works best to do that ordering before you ever "leave" the subpatch. in my experience once you "leave", the ordering gets somewhat stuck.

but it's never been very consistent for me, even in that.

User avatar
oli_lab
Member
Posts: 1263
Location: Brittany, France
Contact:

Unread post by oli_lab » 25 Feb 2015, 23:36

you can put your I/O in the order of your choice then use busses that stay inside your subpatch (mode : current patch)
http://oli-lab.org

Win11 Ryzen9/32GB RAM - RME MADIFACE - SSL alpha link 4-16 - OSC capable interfaces

follow OLI_LAB adventures on Mastodon
@olivar_premier@mastodon.social

ceasless
Member
Posts: 330
Contact:

Unread post by ceasless » 26 Feb 2015, 11:22

oli lab, what is the purpose of the internal busses here?

sephult
Member
Posts: 1144
Contact:

Unread post by sephult » 26 Feb 2015, 15:20

I assume because the busses keep the faders/knobs and such terminated so they don't show?
I just had a post in suggestions regarding as well last week.

Would love to have a termination to keep from showing.
At the moment I actually use multi-layer Sub-Patch to expose what I want to the top....obviously more disorganized as you get down in it :)

Great Idea Oli, definitely along the lines of what I was wanting.
The only question I have is if there is any cost to CPU doing so? Obviously every control now will hit that bus.

-S
"Every act of creation is first an act of destruction." -Picasso

ceasless
Member
Posts: 330
Contact:

Unread post by ceasless » 26 Feb 2015, 18:53

Okay, that makes sense.

I think a bus incurs 1 bloc of latency. I'm not sure if there's much/any CPU side effect though.

Post Reply

Who is online

Users browsing this forum: No registered users and 11 guests